Add example

This commit is contained in:
Sergey Karmanov 2023-04-06 20:47:54 +03:00
parent af1f1a2b75
commit 84f447639b
Signed by: serega404
GPG Key ID: 97CADD982D88DF68

View File

@ -0,0 +1,14 @@
require("shiftOut")
LatchPin = 4
DataPin = 2
ClockPin = 3
register = shiftOut:new(LatchPin, DataPin, ClockPin)
register:shiftOut("11000000") -- string value
register:shiftOut(192) -- decimal digit value
-- By default bit order is MSBFIRST, but you can change it to LSBFIRST
register:shiftOut("11000000", LSBFIRST)
register:shiftOut(192, MSBFIRST)